aboutsummaryrefslogtreecommitdiff
path: root/src/cmd/compile/internal/ssa/gen
AgeCommit message (Expand)Author
2021-08-25cmd/compile: generic SSA rules for simplifying 2 and 3 operand integer arithm...Jake Ciolek
2021-08-21cmd/compile: absorb NEG into branch when possible on riscv64Joel Sing
2021-08-21cmd/compile: convert branch with zero to more optimal branch zero on riscv64Joel Sing
2021-08-17cmd/compile: lowered MulUintptr on riscv64Meng Zhuo
2021-08-16cmd/compile: intrinsify Mul64 on riscv64Meng Zhuo
2021-08-13all: gofmt more (but vendor, testdata, and top-level test directories)Dmitri Shuralyov
2021-06-11[dev.typeparams] all: always enable regabig on AMD64Cherry Mui
2021-06-02[dev.typeparams] cmd/compile: fix formattingKeith Randall
2021-06-01[dev.typeparams] cmd/compile: match register-ABI version of memmove call on A...Cherry Mui
2021-06-01[dev.typeparams] cmd/compile: update ARM64 CALL* ops for register ABICherry Mui
2021-05-26[dev.typeparams] cmd/compile: define ARM64 parameter registersCherry Mui
2021-05-12cmd/compile: add arch-specific inlining for runtime.memmoveRuslan Andreev
2021-05-08cmd/compile: remove bit operations that modify memory directlyKeith Randall
2021-04-28cmd/compile: mark R12 clobbered for special callsCherry Zhang
2021-04-22cmd/compile: add restrictions on the shift amount range of arm64 various inst...fanzha02
2021-04-21cmd/compile: allow conversion from slice to array ptrJosh Bleecher Snyder
2021-04-16internal/buildcfg: move build configuration out of cmd/internal/objabiRuss Cox
2021-04-12cmd/compile: support memmove inlining with register argsCherry Zhang
2021-04-07cmd/compile: fix bug of conditional instructions on arm64eric fang
2021-04-02cmd/compile: use ABI0 for cgo_unsafe_args functionsCherry Zhang
2021-03-26cmd/compile: fix long RMW bit operations on AMD64Pat Gavlin
2021-03-26cmd/compile: add arm64 rules to optimize go codes to constant 0fanzha02
2021-03-25cmd/compile: mark R16, R17 clobbered for non-standard calls on ARM64Cherry Zhang
2021-03-23cmd/compile: optimize codes with arm64 REV16 instructionfanzha02
2021-03-22cmd/compile/internal/ssa: correct sign extension for consts on riscv64Joel Sing
2021-03-22cmd/compile: disallow rewrite rules from declaring reserved namesDaniel Martí
2021-03-22cmd/compile: make no-op rewrite funcs smallerDaniel Martí
2021-03-19cmd/compile: add clobberdeadreg modeCherry Zhang
2021-03-18all: explode GOEXPERIMENT=regabi into 5 sub-experimentsAustin Clements
2021-03-18cmd/compile,cmd/internal/obj/riscv: load >32-bit constants from memory for ri...Joel Sing
2021-03-18cmd/compile: use a single const MOV operand for riscv64Joel Sing
2021-03-18cmd/compile: add rewrite rules for conditional instructions on arm64fanzha02
2021-03-16cmd/compile: loads from readonly globals into const for mips64xMeng Zhuo
2021-03-15all: run gofmtPrajwal Koirala
2021-03-14cmd/compile: fix whitespace in commentJosh Bleecher Snyder
2021-03-12cmd/compile: test register ABI for method, interface, closure callsDavid Chase
2021-03-11cmd/compile: optimize multi-register shifts on amd64Josh Bleecher Snyder
2021-03-10cmd/compile/internal: improve handling of DS form offsets on ppc64xLynn Boger
2021-03-09cmd/compile: make ValAndOff.{Val,Off} return an int32Alberto Donizetti
2021-03-08cmd/compile: improve IsNonNil rule on riscv64Joel Sing
2021-03-05cmd/compile: match Aux and AuxInt explicitly in store combining ruleCherry Zhang
2021-03-04cmd/compile: pass register parameters to called functionDavid Chase
2021-03-03cmd/compile: make modified Aux type for OpArgXXXX pass ssa/checkDavid Chase
2021-03-03cmd/compile: intrinsify runtime/internal/atomic.{And,Or}{8,} on RISCV64Joel Sing
2021-03-02cmd/compile: optimize single-precision floating point square rootfanzha02
2021-02-26cmd/compile: change StaticCall to return a "Results"David Chase
2021-02-25cmd/compile: automate resultInArg0 register checksJosh Bleecher Snyder
2021-02-24cmd/compile: ARM64 optimize []float64 and []float32 accessEgon Elbre
2021-02-24cmd/compile: add rule to coalesce writesAlejandro García Montoro
2021-02-23cmd/compile: fold MOV*nop and MOV*constKeith Randall
7apu2bq3rhoylwmucxizk54afw5jyda7pho4j5zdcqpwkufke7zdzwad.onion