diff options
| author | Joel Sing <joel@sing.id.au> | 2020-03-16 02:47:40 +1100 |
|---|---|---|
| committer | Joel Sing <joel@sing.id.au> | 2020-03-24 14:21:50 +0000 |
| commit | ade988623eb396fc2e11635362ad5162e6ab6a5e (patch) | |
| tree | 81ddddcdb9103c70c1efc940d24279f812d58400 /src/cmd/compile/internal/riscv64 | |
| parent | 20b46c7c697ce9d833141abe9aa0ea6101f00ae2 (diff) | |
| download | go-ade988623eb396fc2e11635362ad5162e6ab6a5e.tar.gz go-ade988623eb396fc2e11635362ad5162e6ab6a5e.zip | |
cmd/compile: provide Load32/Load64/Store32/Store64 atomic intrinsics on riscv64
Updates #36765
Change-Id: Id5ce5c5f60112e4f4cf9eec1b1ec120994934950
Reviewed-on: https://go-review.googlesource.com/c/go/+/223558
Reviewed-by: Cherry Zhang <cherryyz@google.com>
Run-TryBot: Cherry Zhang <cherryyz@google.com>
TryBot-Result: Gobot Gobot <gobot@golang.org>
Diffstat (limited to 'src/cmd/compile/internal/riscv64')
| -rw-r--r-- | src/cmd/compile/internal/riscv64/ssa.go | 23 |
1 files changed, 23 insertions, 0 deletions
diff --git a/src/cmd/compile/internal/riscv64/ssa.go b/src/cmd/compile/internal/riscv64/ssa.go index 13015a5f3d..45e699ddf9 100644 --- a/src/cmd/compile/internal/riscv64/ssa.go +++ b/src/cmd/compile/internal/riscv64/ssa.go @@ -351,6 +351,17 @@ func ssaGenValue(s *gc.SSAGenState, v *ssa.Value) { p.To.Reg = v.Reg0() s.Prog(riscv.AFENCE) + case ssa.OpRISCV64LoweredAtomicLoad32, ssa.OpRISCV64LoweredAtomicLoad64: + as := riscv.ALRW + if v.Op == ssa.OpRISCV64LoweredAtomicLoad64 { + as = riscv.ALRD + } + p := s.Prog(as) + p.From.Type = obj.TYPE_MEM + p.From.Reg = v.Args[0].Reg() + p.To.Type = obj.TYPE_REG + p.To.Reg = v.Reg0() + case ssa.OpRISCV64LoweredAtomicStore8: s.Prog(riscv.AFENCE) p := s.Prog(riscv.AMOVB) @@ -360,6 +371,18 @@ func ssaGenValue(s *gc.SSAGenState, v *ssa.Value) { p.To.Reg = v.Args[0].Reg() s.Prog(riscv.AFENCE) + case ssa.OpRISCV64LoweredAtomicStore32, ssa.OpRISCV64LoweredAtomicStore64: + as := riscv.AAMOSWAPW + if v.Op == ssa.OpRISCV64LoweredAtomicStore64 { + as = riscv.AAMOSWAPD + } + p := s.Prog(as) + p.From.Type = obj.TYPE_REG + p.From.Reg = v.Args[1].Reg() + p.To.Type = obj.TYPE_MEM + p.To.Reg = v.Args[0].Reg() + p.RegTo2 = riscv.REG_ZERO + case ssa.OpRISCV64LoweredZero: mov, sz := largestMove(v.AuxInt) |